Bricoles/xv6-riscv
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Update on chapter 3 notes.

Browse source
This commit is contained in:
Philippe Pittoli 2025-02-12 07:48:13 +01:00
parent 43805de801
commit f8f86c4cb9
1 changed files with 7 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
notes/chapter3-page-tables
View file

@ -76,3 +76,10 @@ Before setting satp, instructions use phy@.
Each CPU its own satp so each CPU can handle user code. Each CPU its own satp so each CPU can handle user code.
XV6 = 1 page table per process and 1 page table for the kernel XV6 = 1 page table per process and 1 page table for the kernel
XV6 kernel page table:
- direct mapping for most pages
- no direct mapping for the trampoline page
- no direct mapping for stacks' pages
=> these pages are related to the processes (`kstack` in the `proc` structure)
=> the kstack is followed by an invalid guard page (PTE_V not set)
to prevent memory corruption from stack overflows