Bricoles/xv6-riscv
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

menvcfg also

Browse source
This commit is contained in:
Robert Morris 2024-09-04 17:29:58 -04:00
parent 4060b671d8
commit de247db5e6
1 changed files with 4 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
kernel/riscv.h
View file

@ -196,14 +196,16 @@ static inline uint64
r_menvcfg() r_menvcfg()
{ {
uint64 x; uint64 x;
asm volatile("csrr %0, menvcfg" : "=r" (x) ); // asm volatile("csrr %0, menvcfg" : "=r" (x) );
asm volatile("csrr %0, 0x30a" : "=r" (x) );
return x; return x;
} }
static inline void static inline void
w_menvcfg(uint64 x) w_menvcfg(uint64 x)
{ {
asm volatile("csrw menvcfg, %0" : : "r" (x)); // asm volatile("csrw menvcfg, %0" : : "r" (x));
asm volatile("csrw 0x30a, %0" : : "r" (x));
} }
// Physical Memory Protection // Physical Memory Protection