Bricoles/xv6-riscv
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

no need to save/restore 14

Browse source
This commit is contained in:
Robert Morris 2019-07-19 09:02:15 -04:00
parent b924e44f06
commit 32168df609
1 changed files with 0 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
kernel/kernelvec.S
View file

@ -90,7 +90,6 @@ machinevec:
sd a1, 0(a0)
sd a2, 8(a0)
sd a3, 16(a0)
sd a4, 24(a0)
# add another second to mtimecmp0.
ld a1, 32(a0) # CLINT_MTIMECMP(hart)
@ -103,7 +102,6 @@ machinevec:
li a1, 2
csrw sip, a1
ld a4, 24(a0)
ld a3, 16(a0)
ld a2, 8(a0)
ld a1, 0(a0)